understanding clock domain crossing issues

tcl and the TK toolkit

interfacing two clock Domains

hdl State Machine technique

Design for test standards

coding and scripting techniques for fsm

proposal to remove those Ugly register

crossing the abyss asynchronous signals in

atmel 15xx 系列 cpld 下载软件 windowsMe2K

Xilinx fpgacpldasic protel 元件库

gal 可编程逻辑器件 编译器

opencv2411zip

大疆科技 面试题目